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Abstract 
Wireless Sensor Networks (WSN) is the accumulation of large number of tiny, low power autonomous devices. By 
the very nature, WSN are prone to attack and difficult to secure, manage, even for most savvy network 
administrators. Security algorithms are requisite for protecting data transmission in WSN, since unlicensed wireless 
bandwidth is used for data communication. In this work a lightweight encryption algorithm with modified key 
generation by fusing logistic map and tent map is proposed and the same is implemented in ALTERA DE1 cyclone 
II FPGA which occupies only 1550 logic element for 128 bit key size and a maximum throughput of 200 Kbps is 
achieved. 
© 2016 The Authors. Published by Elsevier B.V. 
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1. Introduction: 
Wireless sensor networks (WSN) are widely deployed to monitor real time environmental parameters such as 
temperature, pressure, humidity, sound, etc. and to transfer the collected data wirelessly to a base station or sink 
node. The exploitation of WSN made it suitable even for safety critical and mission critical applications such as 
surveillance maintenance and battlefield monitoring. Sensor nodes are autonomous devices which operates on the 
battery, are highly power constrained.Power plays a major role in the sensor node efficiency, performance, nodes 
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lifetime and security parameters.  
 
As the WSN is infrastructure less ad hoc network, which can be deployed anywhere immediately under any cause of 
critical requirement such as disaster rescue operations, battlefield surveillance during any fulminant situation. 
Security is the prime factor for consideration in any mission critical requirement, where implementing strong 
cryptographic algorithms into the sensor node is not possible because of its resource constrained nature. To 
overcome this security issues light weight cryptographic algorithms were developed and proven to be secure for 
mobile devices. Though they are secure, their security level is not sufficient for utilizing them in the critical 
applications. Also the latest developments in modern digital electronics, embedded systems, wireless 
communications techniques have paved way for the improvement of lightweight, portable, handheld devices such as 
mobiles, PLDs, laptops, sensor networks and so on. These devices are highly resource and power constrained. 
Implementing highly secure algorithms in resource constrained devices will deplete the power by increasing 
computational complexity. Thus, the need for lightweight cryptography arises. There should always be a tradeoff 
between the security and resource utilization while implementing them in real time devices.  
 
Traditional cryptographic algorithms are proven to be secure in critical applications with large number rounds for 
encryption and decryption of the data. The key is more important in any cryptographic algorithm, where it is the 
parameter on which security level of any algorithm depends on an algorithm states the methodology for computing 
the key with confidential data. Key generation part of an algorithm should be designed carefully in order to ensure 
the security of any system and it consumes more computational steps for strong key without any correlation with the 
next generated key value. However to increase the randomness of the key is very important to ensure the strength of 
the algorithm. In the literature many key generation schemes specific for wireless sensor networks are derived and 
implemented.  
 
Key management is another important task in WSN, where the generated key can be distributed and managed using 
many techniques such as pairwise key distribution; matrix based key distribution and so on. But the size of the key 
is very important in the energy constrained sensor networks. Large key size ensures the randomness, but 
proportionally increases the network load with complexity. This in turns consumes more power storing and 
transmitting larger keys in the network for encryption. Session wise key generation is a technique used for highly 
secured applications, where storing of key is not advised. These session keys should be generated at particular time 
when required, hence time and condition based key generation is important in sensor networks. 
 
In this paper a light weight cryptographic algorithm with minimum computation with a chaotic map based key 
generation scheme is proposed and implemented in the Field Programmable Gate Array (FPGA). Its performance is 
analyzed by encrypting the sensor data and compared with other lightweight algorithms in literature. Power analysis 
of the proposed algorithm is performed and tabulated. The paper is organized as section 2 describes work related to 
lightweight cryptography in literature and section 3 describes the methodology and key generation. In section 4 
results are analyzed and compared with other work and finally section 5 gives the concluding remarks and future 
directions. 
 
2. Related work: 
Cryptography algorithms in the literature generally deal with the block cipher and stream cipher. The stream cipher 
is more likely to be preferred in the modern encryption as the software process the series of data and block cipher is 
mainly used in any hardware base encryption, especially in the parallel processing architectures. In [1] author has 
depicted the clearly about the stream cipher and how it is computed and key stream produces for stream ciphering. 
The XOR function is between the plain text and key. Blowfish is well known private key lightweight encryption 
algorithm used modern electronics. According to the latest literature it is used in computers and mobile application 
with 1088 slices [2]. Camelia [3] is a lightweight encryption algorithm used with 128 and 256 bit key length and 
1025 slices in FPGA. CAST 128 and CAST 256 both follow the same structure, where they are symmetric algorithm 
used for encryption with large logic element utilization of about 5052 CLBs [4] [5]. 
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and random like, which can be very helpful in enhancing the security of transmission in communication. The maps 
and light weight encryption algorithms are combined as desired, creating keys as complicated as desired. Decryption 
requires the reverse application of the algorithms. 
The chaotic key generates highly random sequence, which can be used for encryption without any process of 
confusion, as it is already in highly confused state. One dimensional chaotic mapis used for encryption. As the 
sensor nodes are highly resource constrained battery operated devices performing confusion and diffusion on the 
text or key should consume less power. 
Here one dimensional maps are used for increasing randomness of the key and it will generate a 128 bit master key 
using this equation 1. 
Logistic map equation  
ࢄ࢔ା૚ = rࢄ࢔ (1- ࢄ࢔ି૚ )    where,  (r= [3.9, 4)] n = [0, 1])       (1)
 
The equation 1 generates a highly random behavior and it can be depicted from figure 1 and figure 2 gives the key 
space analysis of the proposed function. 
 
 
Figure 2: Chaotic map    Figure 3: key distribution
3.2 Encryption and decryption: 
Modified XTEA needs two w-bit (w=32) words as input, given in two registers X and Y. An expanded key table is 
used, consisting of t=2*(r+1) words. Initially, left and right shifts are performed on Y register, which are XORed. 
The result is added with the Y register. Following this, Y is XORed with the ‘S’ array and finally added with the X 
register. This result is stored in Y register for the next round. Whereas the original value of Y register is stored in X 
register for the next round. Same process of encryption is reversed for decryption of text.
Algorithm: Light Weight Crypto System
Step1: Compute the length of plaintext 
Step2: Initialize the iteration and intermediate variable 
  i=0; dword1=0; dword2=0; cypher text;  
Step3: Pad the plaintext to the nearest multiples of 8 
Step4: Encrypt plain text as 64bit (8 char) block 
  while (i < plaintext length) 
   Pack dword1 with 4bytes by bit shifting in each character 
    No shift for 1 byte, <<8 for 2nd, <<16 for 3rd, <<24 for 4th 
   Pack dword2 with 4bytes by bit shifting in each character 
    No shift for 1 byte, <<8 for 2nd, <<16 for 3rd, <<24 for 4th 
Step5: Feed dword1 and dword2 as inputs to the traditional TEA Algorithm along with the key. 
Step6: Return value of step5 is the cypher text 
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4.Results and discussion: 
The proposed algorithm of modified XTEA is done using a Hardware Description Language called Verilog. There 
are three modules done, one being the key expansion and the other two being encryption and decryption. The 
algorithm is tested by encrypting and decrypting 128-bit block. The Verilog RTL codes are synthesized to Cyclone 
II DE 1 FPGA.  The implementation results in terms of the logic utilization is tabulated in table 1. 
 
              Table1: Implementation Results 
Target FPGA Device Cyclone II
Number of Slices 850
Number of Registers 625
Throughput 200 Mbps
Frequency 50 MHz
 
The finite state machine implementation of the proposed algorithm is shown in figure 5 and FSM based 
implementation reduces the logic element consumption and easy debugging with modification.  Figure 6 gives the 
logic space utilization of the proposed algorithm in FPGA. 
 
    
    Figure5: Finite state machine implementation                  Figure6: Area occupied in the FPGA device
 
Figure 4: System Model of XTEA 
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Table 2 gives the comparative analysis of the proposed algorithm with other algorithms available in the literature. 
The logic utilization of the proposed algorithm is less compared to the other algorithms. 
Table2: Comparison analysis
Cipher 
Block Size 
(Bits) 
Key Size 
(Bits) 
Throughput 
(Mbps) 
Area 
Throughput to 
Area Ratio 
DESL 64 56 400 2762 0.1448 
DESXL 64 184 400 3082 0.1297 
CURUPIRA-1 96 96 960 8334 0.1151 
CURUPIRA-2 96 96 960 7334 0.1308 
HIGHT 64 128 200 3901 0.0512 
XTEA 64 128 200 3490 0.0573 
Proposed Algorithm 64 128 200 1550 0.1290 
      
The proposed algorithm shows better performance in terms of logic utilization, power consumption, area occupied 
and throughput achieved.  
5. Conclusion: 
The lightweight encryption algorithm with modified key generation is proposed and implemented in DE1 cyclone II 
FPGA. The performance of the XTEA algorithm with the chaotic key is analyzed and compared with other 
traditional lightweight encryption algorithms. The performance in terms of area, throughput and key size is analyzed 
and better performance is achieved.  Lightweight encryption with strong security is achieved using highly 
randomized chaotic maps based  key generation algorithms.  
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